CY7C037AV/038V

### 3.3 V 32 K / 64 K × 16 / 18 Dual-Port Static RAM

## Features

■ True dual-ported memory cells which allow simultaneous access of the same memory location
■ $32 \mathrm{~K} \times 16$ organization (CY7C027V/027AV ${ }^{[1]}$ )
■ $64 \mathrm{~K} \times 16$ organization (CY7C028V/028AV ${ }^{[1]}$ )
■ $32 \mathrm{~K} \times 18$ organization (CY7C037AV)
■ $64 \mathrm{~K} \times 18$ organization (CY7C038V)

- 0.35 micron Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- High speed access: 15, 20, and 25 ns

■ Low operating power

- Active: $\mathrm{I}_{\mathrm{CC}}=115 \mathrm{~mA}$ (typical)

■ Standby: $\mathrm{I}_{\mathrm{SB} 3}=10 \mu \mathrm{~A}$ (typical)

- Fully asynchronous operation
- Automatic power-down
- Expandable data bus to $32 / 36$ bits or more using Master/Slave chip select when using more than one device
■ On-chip arbitration logic
- Semaphores included to permit software handshaking between ports
■ INT flag for port-to-port communication
■ Separate upper-byte and lower-byte control
- Dual chip enables
- Pin select for Master or Slave

■ Commercial and Industrial temperature ranges

- 100-pin Pb-free Thin quad plastic flatpack (TQFP) and 100-pin TQFP


## Logic Block Diagram



## Notes

1. CY7C027V, and CY7C027AV are functionally identical. CY 7 C 028 V and CY 7 C 028 AV are functionally identical.
2. $\mathrm{I} / \mathrm{O}_{8}-1 / \mathrm{O}_{15}$ for x 16 devices; $\mathrm{I} / \mathrm{O}_{9}-\mathrm{I} / \mathrm{O}_{17}$ for x 18 devices.
3. $I / O_{0}-I / O_{7}$ for $x 16$ devices; $I / O_{0}-I / O_{8}$ for $x 18$ devices.
4. $\mathrm{A}_{0}-\mathrm{A}_{14}$ for $32 \mathrm{~K} ; \mathrm{A}_{0}-\mathrm{A}_{15}$ for 64 K devices.
5. $\bar{B} U S Y$ is an output in master mode and an input in slave mode.

## Contents

Pin Configurations ..... 3
Selection Guide ..... 5
Pin Definitions ..... 5
Architecture ..... 5
Functional Description ..... 5
Write Operation ..... 5
Read Operation ..... 6
Interrupts ..... 6
Busy ..... 6
Master/Slave ..... 6
Semaphore Operation ..... 6
Maximum Ratings ..... 7
Operating Range ..... 7
Electrical Characteristics ..... 7
Capacitance ..... 7
AC Test Loads and Waveforms ..... 8
Data Retention Mode ..... 8
Timing ..... 8
Switching Characteristics ..... 9
Switching Waveforms ..... 11
Non-Contending Read/Write ..... 17
Interrupt Operation Example ..... 17
Semaphore Operation Example ..... 18
Ordering Information ..... 19
$32 \mathrm{~K} \times 16$ 3.3 V Asynchronous Dual-Port SRAM ..... 19
64 K $\times 16$ 3.3 V Asynchronous Dual-Port SRAM ..... 19
$32 \mathrm{~K} \times 18$ 3.3 V Asynchronous Dual-Port SRAM ..... 19
64 K $\times 18$ 3.3 V Asynchronous Dual-Port SRAM ..... 19
Ordering Code Definitions ..... 20
Package Diagram ..... 21
Acronyms ..... 22
Document Conventions ..... 22
Units of Measure ..... 22
Document History Page ..... 23
Sales, Solutions, and Legal Information ..... 24
Worldwide Sales and Design Support ..... 24
Products ..... 24
PSoC® Solutions ..... 24
Cypress Developer Community ..... 24
Technical Support ..... 24

## Pin Configurations

Figure 1. 100-pin TQFP pinout (Top View)


Note
6. This pin is NC for CY7C027V/027AV.

## Pin Configurations(continued)

Figure 2. 100-pin TQFP pinout (Top View)


Note
7. This pin is NC for CY7C037AV.

## Selection Guide

| Parameter | $\mathbf{- 1 5}$ | $\mathbf{- 2 0}$ | $\mathbf{- 2 5}$ | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Maximum access time | 15 | 20 | 25 | ns |
| Typical operating current | 125 | 120 | 115 | mA |
| Typical standby current for I $\mathrm{SB}_{\mathrm{S} 1}$ (Both ports TTL level) | 35 | 35 | 30 | mA |
| Typical standby current for I $\mathrm{IB}_{\mathrm{SB}}$ (Both ports CMOS level) | 10 | 10 | 10 | $\mu \mathrm{~A}$ |

## Pin Definitions

| Left Port | Right Port | Description |
| :---: | :---: | :---: |
| $\overline{\mathrm{CE}}_{0 \mathrm{~L}}, \mathrm{CE}_{1 \mathrm{~L}}$ | $\overline{C E}_{\underline{\underline{R}}}, \mathrm{CE}_{1 \mathrm{R}}$ | Chip Enable ( $\overline{\mathrm{CE}}$ is LOW when $\overline{\mathrm{CE}}_{0} \leq \mathrm{V}_{\text {IL }}$ and $\mathrm{CE}_{1} \geq \mathrm{V}_{\text {IH }}$ ) |
| $\mathrm{R} / \mathrm{W}_{\mathrm{L}}$ | $\mathrm{R} / \mathrm{W}_{\mathrm{R}}$ | Read/Write Enable |
| $\overline{\mathrm{OE}}_{\mathrm{L}}$ | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | Output Enable |
| $\mathrm{A}_{0 \mathrm{~L}}-\mathrm{A}_{15 \mathrm{~L}}$ | $\mathrm{A}_{0 \mathrm{R}}-\mathrm{A}_{15 \mathrm{R}}$ | Address ( $\mathrm{A}_{0}-\mathrm{A}_{14}$ for 32K; $\mathrm{A}_{0}-\mathrm{A}_{15}$ for 64 K devices) |
| $\mathrm{l} / \mathrm{O}_{0 \mathrm{~L}}-\mathrm{l} / \mathrm{O}_{17 \mathrm{~L}}$ | $\mathrm{l} / \mathrm{O}_{0 \mathrm{R}^{-l / O_{17 R}}}$ | Data bus input/output (I/O $\mathrm{O}_{0} \mathrm{I} / \mathrm{O}_{15}$ for $\times 16$ devices; $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{17}$ for $\times 18$ ) |
| $\overline{S E M}_{\text {L }}$ | $\overline{S E M}_{R}$ | Semaphore Enable |
| $\overline{U B}_{L}$ | $\overline{U B}_{R}$ | Upper byte select ( $\mathrm{I} / \mathrm{O}_{8}-\mathrm{I} / \mathrm{O}_{15}$ for $\times 16$ devices; $\mathrm{I} / \mathrm{O}_{9}-\mathrm{I} / \mathrm{O}_{17}$ for $\times 18$ devices) |
| $\overline{L B}_{L}$ | $\overline{L B}_{\mathrm{R}}$ | Lower byte select ( $\mathrm{I} / \mathrm{O}_{0}-\mathrm{l} / \mathrm{O}_{7}$ for $\times 16$ devices; $\mathrm{I} / \mathrm{O}_{0}-\mathrm{l} / \mathrm{O}_{8}$ for $\times 18$ devices) |
| $\overline{\mathrm{INT}}_{\mathrm{L}}$ | $\mathrm{INT}_{\mathrm{R}}$ | Interrupt flag |
| $\overline{B U S Y}_{\text {L }}$ | $\overline{B U S Y}_{R}$ | Busy flag |
| M/S |  | Master or Slave select |
| $\mathrm{V}_{\mathrm{CC}}$ |  | Power |
| GND |  | Ground |
| NC |  | No connect |

## Architecture

The CY7C027V/027AV/028V/028AV and CY7037AV/038V consist of an array of 32 K and 64 K words of 16 and 18 bits each of dual-port RAM cells, I/O and address lines, and control signals ( $\overline{C E}, \overline{O E}, R \bar{W}$ ). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a BUSY pin is provided on each port. Two interrupt (INT) pins can be utilized for port-to-port communication. Two semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the devices can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The devices also have an automatic power down feature controlled by $\overline{\mathrm{CE}}$. Each port is provided with its own output enable control ( $\overline{(\mathrm{OE}) \text {, which }}$ allows data to be read from the device.

## Functional Description

The CY7C027V/027AV/028V/028AV and CY7037AV/038V are low power CMOS 32K, 64K x 16/18 dual-port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be utilized as stand-alone 16/18-bit dual-port static RAMs or multiple devices can be combined to
function as a 32/36-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 32/36-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.
Each port has independent control pins: Chip Enable ( $\overline{\mathrm{CE}})$, Read or Write Enable $(\mathrm{R} \overline{\bar{W}})$, and Output Enable ( $\overline{\mathrm{OE}})$. Two flags are provided on each port ( $\overline{\mathrm{BUSY}}$ and $\overline{\mathrm{INT}}$ ). $\overline{\mathrm{BUSY}}$ signals that the port is trying to access the same location currently being accessed by the other port. The interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power down feature is controlled independently on each port by a chip select ( $\overline{\mathrm{CE}})$ pin.
The CY7C027V/027AV/028V/028AV and CY7037AV/038V are available in 100-pin Thin Quad Plastic Flatpacks (TQFP).

## Write Operation

Data must be set up for a duration of $t_{\text {SD }}$ before the rising edge of $R \bar{W}$ to guarantee a valid write. A write operation is controlled by either the RWW pin (see Figure 7) or the $\overline{C E}$ pin (see Figure 8). Required inputs
for non-contention operations are summarized in Non-Contending Read/Write on page 17.
If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data is valid on the port $t_{D D D}$ after the data is presented on the other port.

## Read Operation

When reading the device, the user must assert both the $\overline{\mathrm{OE}}$ and $\overline{C E}$ pins. Data is available $t_{\text {ACE }}$ after $\overline{C E}$ or $t_{\text {DOE }}$ after $\overline{\text { OE is asserted. If }}$ the user wishes to access a semaphore flag, then the SEM pin must be asserted instead of the $\overline{\mathrm{CE}}$ pin, and $\overline{\mathrm{OE}}$ must also be asserted.

## Interrupts

The upper two memory locations may be used for message passing. The highest memory location (7FFF for the CY7C027V/037AV/027AV, FFFF for the CY7C028V/028AV/38V) is the mailbox for the right port and the second-highest memory location (7FFE for the CY7C027V/027AV/037AV, FFFE for the CY7C028V/028AV/38V) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.
Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.
If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin.
The operation of the interrupts and their interaction with Busy are summarized in Interrupt Operation Example on page 17.

## Busy

The CY7C027V/027AV/028V/028AV and CY7037AV/038V provide on-chip arbitration to resolve simultaneous memory location access (contention). If both ports' $\overline{\mathrm{CE}}$ s are asserted and an address match occurs within $t_{p s}$ of each other, the busy logic determines which port has access. If $t_{p S}$ is violated, one port definitely gains permission to the location, but it is not predictable which port gets that permission. $\overline{B U S Y}$ is asserted $\mathrm{t}_{\mathrm{BLA}}$ after an address match or $\mathrm{t}_{\mathrm{BLC}}$ after CE is taken LOW.

## Master/Slave

A $M / \bar{S}$ pin is provided to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is
connected to the $\overline{\mathrm{BUSY}}$ input of the slave. This allows the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the $\overline{B U S Y}$ input has settled ( $\mathrm{t}_{\mathrm{BLC}}$ or $\mathrm{t}_{\mathrm{BLA}}$ ), otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the M/S pin allows the device to be used as a master and, therefore, the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

## Semaphore Operation

The CY7C027V/027AV/028V/028AV and CY7037AV/038V provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, $\overline{\mathrm{SEM}}$ or $\overline{\mathrm{OE}}$ must be deasserted for $\mathrm{t}_{\text {SOP }}$ before attempting to read the semaphore. The semaphore value is available $t_{S W R D}+\mathrm{t}_{\text {DOE }}$ after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side succeeds in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.
Semaphores are accessed by asserting $\overline{\text { SEM }}$ LOW. The $\overline{\text { SEM }}$ pin functions as a chip select for the semaphore latches (CE must remain HIGH during SEM LOW). A 0-2 represents the semaphore address. OE and $R \bar{W}$ are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only $\mathrm{I} / \mathrm{O}_{0}$ is used. If a zero is written to the left port of an available semaphore, a one appears at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore is set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. Semaphore Operation Example on page 18 shows sample semaphore operations.
When reading a semaphore, all sixteen/eighteen data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within $t_{\text {SPS }}$ of each other, the semaphore is definitely obtained by one side or the other, but there is no guarantee which side controls the semaphore.

## Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.
Storage temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient temperature with
power applied .......................................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply voltage to ground potential .............. -0.5 V to +4.6 V
DC voltage applied to
outputs in High Z state $\qquad$

DC input voltage ${ }^{[8]}$............................. -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ Output current into outputs (LOW) ............................. 20 mA Static discharge voltage ......................................... > 1100 V Latch-up current .................................................. > 200 mA

Operating Range

| Range | Ambient Temperature | $\mathbf{V}_{\text {CC }}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \pm 300 \mathrm{mV}$ |
| Industrial ${ }^{[9]}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \pm 300 \mathrm{mV}$ |

## Electrical Characteristics

Over the Operating Range

| Parameter | Description |  | CY7C027V/027AV/028V/028AV/CY7C037AV/CY7C038V |  |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | -15 |  |  | -20 |  |  | -25 |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH voltage ( $\mathrm{V}_{\mathrm{CC}}=$ Min., $\left.\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}\right)$ |  | 2.4 | - |  | 2.4 | - | - | 2.4 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW voltage ( $\mathrm{V}_{\mathrm{CC}}=$ Min., $\left.\mathrm{I}_{\mathrm{OH}}=+4.0 \mathrm{~mA}\right)$ |  | - |  | 0.4 | - |  | 0.4 | - |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH voltage |  | 2.2 |  | - | 2.2 |  | - | 2.2 |  | - | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW voltage |  | - |  | 0.8 | - |  | 0.8 | - |  | 0.8 | V |
| $\mathrm{I}_{1 \mathrm{X}}$ | Input leakage current |  | -5 |  | 5 | -5 |  | 5 | -5 |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{Oz}}$ | Output leakage current |  | -10 |  | 10 | -10 |  | 10 | -10 |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\text {ICc }}$ | Operating current $\left(\mathrm{V}_{\mathrm{CC}}=\right.$ Max., $\left.\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}\right)$ outputs disabled | Commercial | - | 125 | 185 | - | 120 | 175 | - | 115 | 165 | mA |
|  |  | Industrial ${ }^{19]}$ |  |  |  |  | 140 | 195 |  |  |  | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Standby current (Both ports TTL level) $\overline{C E}_{L} \& \overline{C E}_{R} \geq V_{I H}, f=f_{M A X}$ | Commercial |  | 35 | 50 |  | 35 | 45 |  | 30 | 40 | mA |
|  |  | Industrial ${ }^{\text {9] }}$ |  |  |  |  | 45 | 55 |  |  |  | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Standby current (One port TTL level) $\overline{C E}_{\mathrm{L}} \mid \overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}$ | Commercial |  | 80 | 120 |  | 75 | 110 |  | 65 | 95 | mA |
|  |  | Industrial ${ }^{\text {19] }}$ |  |  |  |  | 85 | 120 |  |  |  | mA |
| $\mathrm{I}_{\text {SB3 }}$ | Standby current <br> (Both ports CMOS level) $\mathrm{CE}_{\mathrm{L}} \& \mathrm{CE}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \mathrm{f}=0$ | Commercial |  | 10 | 250 |  | 10 | 250 |  | 10 | 250 | $\mu \mathrm{A}$ |
|  |  | Industrial ${ }^{19]}$ |  |  |  |  | 10 | 250 |  |  |  | $\mu \mathrm{A}$ |
| ISB4 | Standby current (One port CMOS level) <br> $\mathrm{CE}_{\mathrm{L}} \mid \mathrm{CE}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}{ }^{[10]}$ | Commercial |  | 75 | 105 |  | 70 | 95 |  | 60 | 80 | mA |
|  |  | Industrial ${ }^{19]}$ |  |  |  |  | 80 | 105 |  |  |  | mA |

## Capacitance

| Parameter ${ }^{[11]}$ | Description | Test Conditions | Max | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathbb{I}}$ | Input capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output capacitance |  | 10 | pF |

[^0]
## AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms

(a) Normal Load (Load 1)

(b) Thévenin Equivalent (Load 1)

(c) Three-State Delay (Load 2)
(Used for $\mathrm{t}_{\mathrm{LZ}}, \mathrm{t}_{\mathrm{HZ}}, \mathrm{t}_{\mathrm{HZWE}}, \& \mathrm{t}_{\mathrm{LZWE}}$ including scope and jig)


## Data Retention Mode

The CY7C027V/027AV/028V/028AV and CY7037AV/038V are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

1. Chip Enable ( $\overline{\mathrm{CE}})$ must be held HIGH during data retention, within $\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$
2. $\overline{\mathrm{CE}}$ must be kept between $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ and $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$ during the power up and power down transitions
3. The RAM can begin operation $>\mathrm{t}_{\mathrm{RC}}$ after $\mathrm{V}_{\mathrm{CC}}$ reaches the minimum operating voltage ( 3.0 V )

## Timing



| Parameter | Test Conditions $^{[12]}$ | Max | Unit |
| :--- | :--- | :---: | :---: |
| $\mathrm{ICC}_{\mathrm{DR} 1}$ | At $\mathrm{VCC}_{\mathrm{DR}}=2 \mathrm{~V}$ | 50 | $\mu \mathrm{~A}$ |

Note
12. $C E=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\text {in }}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. This parameter is guaranteed but not tested.

## Switching Characteristics

Over the Operating Range

| Parameter ${ }^{[13]}$ | Description | CY7C027V/027AV/028V/028AV/CY7C037AV/CY7C038V |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -15 |  | -20 |  | -25 |  |  |
|  |  | Min | Max | Min | Max | Min | Max |  |
| Read Cycle |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read cycle time | 15 | - | 20 | - | 25 | - | ns |
| $\mathrm{t}_{\text {AA }}$ | Address to data valid | - | 15 | - | 20 | - | 25 | ns |
| $\mathrm{t}^{\text {OHA }}$ | Output hold from address change | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{t}_{\mathrm{ACE}}{ }^{[14]}$ | $\overline{\mathrm{CE}}$ LOW to data valid | - | 15 | - | 20 | - | 25 | ns |
| $t_{\text {doe }}$ | $\overline{\mathrm{OE}}$ LOW to data valid | - | 10 | - | 12 | - | 13 | ns |
| $\mathrm{t}_{\text {LZOE }}{ }^{[15,16,17]}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{t}_{\text {HZOE }}{ }^{[15,16,17]}$ | $\overline{\text { OE HIGH to High Z }}$ | - | 10 | - | 12 | - | 15 | ns |
| $\mathrm{t}_{\text {LZCE }}{ }^{[15,16,17]}$ | CE LOW to Low Z | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{t}_{\mathrm{HZCE}}{ }^{[15,16,17]}$ | $\overline{\text { CE }}$ HIGH to High Z | - | 10 | - | 12 | - | 15 | ns |
| $\mathrm{t}_{\mathrm{PU}}{ }^{[17]}$ | $\overline{\text { CE }}$ LOW to power-up | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {PD }}{ }^{[17]}$ | $\overline{\mathrm{CE}}$ HIGH to power-down | - | 15 | - | 20 | - | 25 | ns |
| $\mathrm{t}_{\text {ABE }}{ }^{[14]}$ | Byte enable access time | - | 15 | - | 20 | - | 25 | ns |
| Write Cycle |  |  |  |  |  |  |  |  |
| twc | Write cycle time | 15 | - | 20 | - | 25 | - | ns |
| $\mathrm{t}_{\text {SCE }}{ }^{[14]}$ | $\overline{C E}$ LOW to write end | 12 | - | 16 | - | 20 | - | ns |
| $\mathrm{t}_{\text {AW }}$ | Address valid to write end | 12 | - | 16 | - | 20 | - | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address hold from write end | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{SA}}{ }^{[14]}$ | Address setup to write start | 0 | - | 0 | - | 0 | - | ns |
| tPWE | Write pulse width | 12 | - | 17 | - | 22 | - | ns |
| $\mathrm{t}_{\text {SD }}$ | Data setup to write end | 10 | - | 12 | - | 15 | - | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data hold from write end | 0 | - | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\text {HZWE }}{ }^{[16,17]}$ | R/W LOW to High Z | - | 10 | - | 12 | - | 15 | ns |
| $\mathrm{t}_{\text {LZWE }}{ }^{[16,17]}$ | R/W HIGH to Low Z | 3 | - | 3 | - | 3 | - | ns |
| $\mathrm{t}_{\text {WDD }}{ }^{18]}$ | Write pulse to data delay | - | 30 | - | 40 | - | 50 | ns |
| $\mathrm{t}_{\text {DDD }}{ }^{[18]}$ | Write data valid to read data valid | - | 25 | - | 30 | - | 35 | ns |

[^1]
## Switching Characteristics(continued)

Over the Operating Range

| Parameter ${ }^{[13]}$ | Description | $\begin{gathered} \text { CY7C027V/027AV/028V/028AV/ } \\ \text { CY7C037AV/CY7C038V } \end{gathered}$ |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -15 |  | -20 |  | -25 |  |  |
|  |  | Min | Max | Min | Max | Min | Max |  |
| Busy Timing ${ }^{[19]}$ |  |  |  |  |  |  |  |  |
| tBLA | BUSY LOW from address match | - | 15 | - | 20 | - | 20 | ns |
| $\mathrm{t}_{\text {BHA }}$ | $\overline{B U S Y}$ HIGH from address mismatch | - | 15 | - | 20 | - | 20 | ns |
| $\mathrm{t}_{\text {BLC }}$ | BUSY LOW from $\overline{C E}$ LOW | - | 15 | - | 20 | - | 20 | ns |
| $\mathrm{t}_{\mathrm{BHC}}$ | $\overline{\text { BUSY }}$ HIGH from $\overline{\text { CE }}$ HIGH | - | 15 | - | 16 | - | 17 | ns |
| $\mathrm{t}_{\text {PS }}$ | Port setup for priority | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {WB }}$ | R/W HIGH after BUSY (Slave) | 0 | - | 0 | - | 0 | - | ns |
| ${ }^{\text {WWH }}$ | R/W̄ HIGH after BUSY HIGH (Slave) | 13 | - | 15 | - | 17 | - | ns |
| $\mathrm{t}_{\mathrm{BDD}}{ }^{[20]}$ | BUSY HIGH to data valid | - | 15 | - | 20 | - | 25 | ns |
| Interrupt Timing ${ }^{[19]}$ |  |  |  |  |  |  |  |  |
| tins | INT set time | - | 15 | - | 20 | - | 20 | ns |
| $\mathrm{t}_{\text {INR }}$ | INT reset time | - | 15 | - | 20 | - | 20 | ns |
| Semaphore Timing |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {SOP }}$ | SEM flag update pulse ( $\overline{\mathrm{OE}}$ or SEM) | 10 | - | 10 | - | 12 | - | ns |
| tswRD | SEM flag write to read time | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {SPS }}$ | SEM flag contention window | 5 | - | 5 | - | 5 | - | ns |
| $\mathrm{t}_{\text {SAA }}$ | SEM address access time | - | 15 | - | 20 | - | 25 | ns |

## Notes

19. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Figure 11 waveform. 20. $t_{B D D}$ is a calculated parameter and is the greater of $t_{W D D}{ }^{-t_{P W E}}$ (actual) or $t_{D D D}-t_{S D}$ (actual).

## Switching Waveforms

Figure 4. Read Cycle No. 1 (Either Port Address Access) ${ }^{[21,22,23]}$


Figure 5. Read Cycle No. 2 (Either Port $\overline{\mathrm{CE}} / \overline{\mathrm{OE}}$ Access) ${ }^{[21,24,25]}$


Figure 6. Read Cycle No. 3 (Either Port) ${ }^{[21, ~ 23, ~ 24, ~ 25] ~}$


[^2]Switching Waveforms(continued)
Figure 7. Write Cycle No. 1: R/W Controlled Timing [26, 27, 28, 29]


Figure 8. Write Cycle No. 2: $\overline{\operatorname{CE}}$ Controlled Timing ${ }^{[26,27,28,34]}$


## Notes

26. $\mathrm{R} / \overline{\mathrm{W}}$ must be HIGH during all address transitions
27. A write occurs during the overlap ( $t_{\text {SCE }}$ or $t_{\text {PWE }}$ ) of a LOW $\overline{C E}$ or $\overline{S E M}$ and a LOW $\overline{U B}$ or $\overline{\mathrm{LB}}$.
28. $t_{H A}$ is measured from the earlier of $\overline{C E}$ or $R \bar{W}$ or (SEM or $R \bar{W}$ ) going HIGH at the end of write cycle.
29. If OE is LOW during a RWW controlled write cycle, the write pulse width must be the larger of $\mathrm{t}_{\mathrm{PWE}}$ or ( $\mathrm{t}_{\mathrm{HZWE}}+\mathrm{t}_{\mathrm{SD}}$ ) to allow the $\mathrm{I} / \mathrm{O}$ drivers to turn off and data to be placed on the bus for the required $\mathrm{t}_{\mathrm{SD}}$. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified $\mathrm{t}_{\mathrm{PWE}}$.
30. To access RAM, $\overline{C E}=V_{\mathrm{H}}, \overline{\mathrm{SEM}}=\mathrm{V}_{\mathrm{H}}$.
31. To access upper byte, $\overline{C E}=V_{H}, \overline{U B}=V_{H}, \overline{S E M}=V_{I H}$

To access lower byte, $\mathrm{CE}=\mathrm{V}_{\mathrm{IL}}, \mathrm{LB}=\mathrm{V}_{\mathrm{IL}}, \mathrm{SEM}=\mathrm{V}_{\mathrm{IH}}$.
32. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.
33. During this period, the I/O pins are in the output state, and input signals must not be applied.
34. If the CE or SEM LOW transition occurs simultaneously with or after the R $\bar{W}$ LOW transition, the outputs remain in the high impedance state.

## Switching Waveforms(continued)

Figure 9. Semaphore Read After Write Timing, Either Side ${ }^{\text {[35] }}$


Figure 10. Timing Diagram of Semaphore Contention ${ }^{[36,37,38]}$


[^3]Switching Waveforms(continued)
Figure 11. Timing Diagram of Read with $\overline{B U S Y}(M / \bar{S}=H I G H){ }^{[39]}$


Figure 12. Write Timing with Busy Input (M/ $\overline{\mathbf{S}}=\mathrm{LOW}$ )


Note
39. $\overline{\mathrm{CE}}_{\mathrm{L}}=\overline{\mathrm{CE}}_{\mathrm{R}}=\mathrm{LOW}$.

Switching Waveforms(continued)
Figure 13. Busy Timing Diagram No. 1 ( $\overline{C E}$ Arbitration) ${ }^{[40]}$
$\overline{C E}_{\mathrm{L}}$ Valid First:

$\mathrm{CE}_{\mathrm{R}}$ Valid First:


Figure 14. Busy Timing Diagram No. 2 (Address Arbitration) ${ }^{[40]}$
Left Address Valid First:


Right Address Valid First:


Note
40. If $t_{P S}$ is violated, the busy signal is asserted on one side or the other, but there is no guarantee to which side $\overline{\mathrm{BUSY}}$ is asserted.

## Switching Waveforms(continued)

Figure 15. Interrupt Timing Diagrams


Right Side Clears $\overline{\mathrm{NT}}_{\mathrm{R}}$ :


Right Side Sets $\overline{I N T}_{L}$


Notes
41. $\mathrm{t}_{\text {HA }}$ depends on which enable pin $\left(\overline{C E}_{L}\right.$ or $\left.R \bar{W}_{L}\right)$ is deasserted first.
42. $\mathrm{t}_{\mathrm{INS}}$ or $\mathrm{t}_{\mathrm{INR}}$ depends on which enable pin ( $C E_{\mathrm{L}}$ or $R W_{\mathrm{L}}$ ) is asserted last.

## Non-Contending Read/Write

| Inputs |  |  |  |  |  | Outputs |  | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C E}$ | R/W | $\overline{\mathrm{OE}}$ | $\overline{\text { UB }}$ | LB | $\overline{\text { SEM }}$ | $\mathrm{I} / \mathrm{O}_{9}-\mathrm{l} / \mathrm{O}_{17}$ | $\mathrm{I} / \mathrm{O}_{0}-1 / \mathrm{O}_{8}$ |  |
| H | X | X | X | X | H | High Z | High Z | Deselected: Power-down |
| X | X | X | H | H | H | High Z | High Z | Deselected: Power-down |
| L | L | X | L | H | H | Data in | High Z | Write to upper byte only |
| L | L | X | H | L | H | High Z | Data in | Write to lower byte only |
| L | L | X | L | L | H | Data in | Data in | Write to both bytes |
| L | H | L | L | H | H | Data out | High Z | Read upper byte only |
| L | H | L | H | L | H | High Z | Data out | Read lower byte only |
| L | H | L | L | L | H | Data out | Data out | Read both bytes |
| X | X | H | X | X | X | High Z | High Z | Outputs disabled |
| H | H | L | X | X | L | Data out | Data out | Read data in semaphore flag |
| X | H | L | H | H | L | Data out | Data out | Read data in semaphore flag |
| H | $\checkmark$ | X | X | X | L | Data in | Data in | Write $\mathrm{D}_{\text {INO }}$ into semaphore flag |
| X | - | X | H | H | L | Data in | Data in | Write $\mathrm{D}_{\text {INO }}$ into semaphore flag |
| L | X | X | L | X | L |  |  | Not allowed |
| L | X | X | X | L | L |  |  | Not allowed |

## Interrupt Operation Example

(Assumes $\overline{\mathrm{BUSY}}_{\mathrm{L}}=\overline{\mathrm{BUSY}}_{\mathrm{R}}=\mathrm{HIGH}$ ) ${ }^{[43]}$

|  | Left Port |  |  |  |  | Right Port |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Function | R/W $\mathrm{W}_{\text {L }}$ | $\mathrm{CE}_{\mathrm{L}}$ | $\mathrm{OE}_{\mathrm{L}}$ | $\mathrm{A}_{0 \mathrm{~L}-14 \mathrm{~L}}$ | $\mathrm{INT}_{\mathrm{L}}$ | R/W $\mathbf{W}_{\text {R }}$ | $\mathrm{CE}_{\mathrm{R}}$ | $\mathrm{OE}_{\mathrm{R}}$ | $\mathrm{A}_{0 \mathrm{R}-14 \mathrm{R}}$ | $\mathrm{INT}_{\mathrm{R}}$ |
| Set right $\overline{\mathrm{INT}}_{\mathrm{R}}$ flag | L | L | X | 7FFF | X | X | X | X | X | $L^{[44]}$ |
| Reset right $\overline{\mathrm{INT}}_{\mathrm{R}}$ flag | X | X | X | X | X | X | L | L | 7FFF | $\mathrm{H}^{[45]}$ |
| Set left $\overline{N T}_{\text {L }}$ flag | X | X | X | X | $L^{[45]}$ | L | L | X | 7FFE | X |
| Reset left $\mathrm{INT}_{L}$ flag | X | L | L | 7FFE | $\mathrm{H}^{[44]}$ | X | X | X | X | X |

[^4]
## Semaphore Operation Example

| Function | $\mathrm{l} / \mathrm{O}_{0}-1 / \mathrm{O}_{17}$ Left | I/O $\mathrm{O}_{0}-1 / \mathrm{O}_{17}$ Right | Status |
| :---: | :---: | :---: | :---: |
| No action | 1 | 1 | Semaphore free |
| Left port writes 0 to semaphore | 0 | 1 | Left port has semaphore token |
| Right port writes 0 to semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left port writes 1 to semaphore | 1 | 0 | Right port obtains semaphore token |
| Left port writes 0 to semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right port writes 1 to semaphore | 0 | 1 | Left port obtains semaphore token |
| Left port writes 1 to semaphore | 1 | 1 | Semaphore free |
| Right port writes 0 to semaphore | 1 | 0 | Right port has semaphore token |
| Right port writes 1 to semaphore | 1 | 1 | Semaphore free |
| Left port writes 0 to semaphore | 0 | 1 | Left port has semaphore token |
| Left port writes 1 to semaphore | 1 | 1 | Semaphore free |

## Ordering Information

## 32 K $\times 16$ 3.3 V Asynchronous Dual-Port SRAM

| Speed <br> (ns) | Ordering Code | Package <br> Name | Package Type | Operating <br> Range |
| :---: | :--- | :---: | :--- | :--- |
| 15 | CY7C027V-15AXC | A100 | 100-pin TQFP (Pb-free) | Commercial |
|  | CY7C027V-15AXI | A100 | 100-pin TQFP (Pb-free) | Industrial |
| 20 | CY7C027V-20AC | A100 | 100-pin TQFP | Commercial |
|  | CY7C027V-20AXC | A100 | 100-pin TQFP (Pb-free) | Commercial |
| 25 | CY7C027V-25AC | A100 | 100-pin TQFP | Commercial |
|  | CY7C027V-25AXC | A100 | 100-pin TQFP (Pb-free) | Commercial |
|  | CY7C027AV-25AXI | A100 | 100-pin TQFP (Pb-free) | Industrial |

## 64 K $\times 16$ 3.3 V Asynchronous Dual-Port SRAM

| Speed <br> (ns) | Ordering Code | Package <br> Name | Operating <br> Range |  |
| :---: | :--- | :---: | :--- | :--- |
| 15 | CY7C028V-15AXC | A100 | 100-pin TQFP (Pb-free) | Commercial |
|  | CY7C028V-15AXI | A100 | 100-pin TQFP (Pb-free) | Industrial |
|  | CY7C028V-20AXC | A100 | 100-pin TQFP (Pb-free) | Commercial |
|  | CY7C028V-20AI | A100 | 100-pin TQFP | Industrial |
|  | CY7C028V-20AXI | A100 | 100-pin TQFP (Pb-free) | Industrial |
| 25 | CY7C028V-25AC | A100 | 100-pin TQFP | Commercial |
|  | CY7C028V-25AXC | A100 | 100-pin TQFP (Pb-free) | Commercial |
|  | CY7C028AV-25AXC | A100 | 100-pin TQFP (Pb-free) | Commercial |

32 K $\times 18$ 3.3 V Asynchronous Dual-Port SRAM

| Speed <br> (ns) | Ordering Code | Package <br> Name | Package Type | Operating <br> Range |
| :---: | :--- | :---: | :--- | :--- |
| 20 | CY7C037AV-20AXC | A100 | 100-pin TQFP (Pb-free) | Commercial |
|  | CY7C037AV-20AXI | A100 | 100-pin TQFP (Pb-free) | Industrial |

64 K $\times 18$ 3.3 V Asynchronous Dual-Port SRAM

| Speed <br> (ns) | Ordering Code | Package <br> Name | Package Type | Operating <br> Range |
| :---: | :--- | :---: | :--- | :--- |
| 20 | CY7C038V-20AXI | A100 | $100-\mathrm{pin}$ TQFP (Pb-free) | Industrial |

## Ordering Code Definitions



## Package Diagram

Figure 16. 100-pin TQFP ( $14 \times 14 \times 1.4 \mathrm{~mm}$ ) A100SA Package Outline, 51-85048

note

1. JEDEC STD REF MS-026
2. BODY LENGTH DIMENSION DOES NDT INCLUDE MILD PROTRUSION/END FLASH MILD PROTRUSIDN/END FLASH SHALL NDT EXCEED 0.0098 in ( 0.25 mm ) PER SIDE BDDY LENGTH DIMENSIDNS ARE MAX PLASTIC BIDY SIZE INCLUDING MDLD MISMATCH 3. DIMENSIDNS IN MILLIMETERS

1.00 REF.

NOTE PKG. CAN HAVE

DR

TIP LEFT CZRNER CHAMFER 4 CIRNERS CHAMFER


R

## Acronyms

| Acronym | Description |
| :--- | :--- |
| CMOS | Complementary Metal Oxide Semiconductor |
| I/O | Input/Output |
| SRAM | Static Random Access Memory |
| TQFP | Thin Quad Flat Pack |

## Document Conventions

## Units of Measure

| Symbol | Unit of Measure |
| :--- | :--- |
| ${ }^{\circ} \mathrm{C}$ | degree Celsius |
| MHz | megahertz |
| $\mu \mathrm{A}$ | microampere |
| mA | milliampere |
| mV | millivolt |
| ns | nanosecond |
| $\Omega$ | ohm |
| pF | picofarad |
| V | volt |
| W | watt |

## Document History Page

Document Title: CY7C027V/027AV/028V/028AV/CY7C037AV/038V, 3.3 V 32 K / 64 K $\times 16$ / 18 Dual-Port Static RAM Document Number: 38-06078

| Rev. | ECN No. | Orig. of Change | Submission Date | Description of Change |
| :---: | :---: | :---: | :---: | :---: |
| ** | 237626 | YDT | 6/30/04 | Converted data sheet from old spec 38-00670 to conform with new data sheet. Removed cross information from features section |
| *A | 259110 | JHX | See ECN | Added Pb-Free packaging information. |
| *B | 2623540 | $\begin{aligned} & \hline \text { VKN / } \\ & \text { PYRS } \end{aligned}$ | 12/17/08 | Added CY7C027VN, CY7C027AV and CY7C037AV parts Updated Ordering information table |
| *C | 2897217 | RAME | 03/22/2010 | Updated Ordering Information Updated Package Diagram |
| *D | 3093542 | ADMU | 11/25/2010 | Removed information on CY7C027VN and CY7C037V Updated as per new template Added Acronyms and Units of Measure table Added Ordering Code Definitions Updated all footnotes |
| *E | 3403652 | ADMU | 10/14/2011 | removed pruned parts CY7C027V-25AI, CY7C038V-20AI from Ordering Information <br> Updated Package Diagram. |
| *F | 3845411 | ADMU | 01/29/2013 | Updated Ordering Information (Updated part numbers). Updated Package Diagram: <br> spec 51-85048 - Changed revision from *E to *G. |
| *G | 3896090 | ADMU | 02/05/2013 | Updated Ordering Information (Updated part numbers). |
| *H | 4103305 | ADMU | 08/23/2013 | Updated Features: <br> Included CY7C028AV related information. <br> Updated Pin Configurations: <br> Included CY7C028AV related information. <br> Updated Architecture: <br> Included CY7C028AV related information. <br> Updated Functional Description: <br> Included CY7C028AV related information. <br> Updated Electrical Characteristics: <br> Included CY7C028AV related information. <br> Updated Data Retention Mode: <br> Included CY7C028AV related information. <br> Updated Switching Characteristics: <br> Included CY7C028AV related information. <br> Updated Switching Waveforms: <br> Included CY7C028AV related information. <br> Updated Ordering Information (Updated part numbers). <br> Updated Package Diagram: <br> spec 51-85048- Changed revision from *G to *H. <br> Updated in new template. |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

Automotive
Clocks \& Buffers
Interface
Lighting \& Power Control

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF
cypress.com/go/automotive cypress.com/go/clocks
cypress.com/go/interface
cypress.com/go/powerpsoc
cypress.com/go/plc
cypress.com/go/memory cypress.com/go/psoc
cypress.com/go/touch
cypress.com/go/USB
cypress.com/go/wireless

PSoC ${ }^{\circledR}$ Solutions

psoc.cypress.com/solutions
PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP
Cypress Developer Community
Community | Forums | Blogs | Video | Training

## Technical Support

cypress.com/go/support



 application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



 the express written permission of Cypress.

 assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.


[^0]:    Notes
    8. Pulse width < 20 ns .
    9. Industrial parts are available in CY7C028V and CY7C038V, CY7C027V/027AV only.
    10. $f_{\text {MAX }}=1 / t_{R C}=$ All inputs cycling at $f=1 / t_{R C}$ (except output enable). $f=0$ means no address or control lines change. This applies only to inputs at CMOS level standby $l_{\text {SB3 }}$.
    11. Tested initially and after any design or process changes that may affect these parameters.

[^1]:    Notes
    13. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{O}} / \mathrm{l}_{\mathrm{OH}}$ and 30 pF load capacitance.
    14. To access $R A M, \overline{C E}=L, \overline{U B}=L, \overline{S E M}=H$. To access semaphore, $\overline{C E}=H$ and $\overline{S E M}=L$. Either condition must be valid for the entire $t_{S C E}$ time.
    15. At any given temperature and voltage condition for any given device, $t_{\text {HZCE }}$ is less than $t_{\text {LZCE }}$ and $t_{\text {HZOE }}$ is less than $t_{\text {LZOE }}$.
    16. Test conditions used are Load 2.
    17. This parameter is guaranteed by design, but it is not production tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Figure 11.
    18. $t_{B D D}$ is a calculated parameter and is the greater of $t_{W D D}-t_{P W E}$ (actual) or $t_{D D D}{ }^{-t_{S D}}$ (actual).

[^2]:    Notes
    21. $R / \bar{W}$ is HIGH for read cycles.
    22. Device is continuously selected $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{UB}}$ or $\overline{\mathrm{LB}}=\mathrm{V}_{\mathrm{IL}}$. This waveform cannot be used for semaphore reads.
    23. $\mathrm{OE}=\mathrm{V}_{\mathrm{IL}}$
    24. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.
    25. To access RAM, $\overline{C E}=V_{I L}, \overline{U B}$ or $\overline{\mathrm{BB}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{SEM}}=\mathrm{V}_{\mathrm{IH}}$. To access semaphore, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}, \overline{\mathrm{SEM}}=\mathrm{V}_{\mathrm{IL}}$.

[^3]:    Notes
    35. $\overline{\mathrm{CE}}=$ HIGH for the duration of the above timing (both write and read cycle).
    36. $\mathrm{I} / \mathrm{O}_{0 R}=\mathrm{I} / \mathrm{O}_{0 \mathrm{~L}}=\mathrm{LOW}$ (request semaphore); $\mathrm{CE}_{\mathrm{R}}=\mathrm{CE}=\mathrm{HIGH}$.
    37. Semaphores are reset (available to both ports) at cycle start.
    38. If $\mathrm{t}_{\text {SPS }}$ is violated, the semaphore is definitely obtained by one side or the other, but which side gets the semaphore is unpredictable.

[^4]:    Notes
    43. $\mathrm{A}_{0 L-15 \perp}$ and $\mathrm{A}_{0 \mathrm{R}-15 \mathrm{R}}, \mathrm{FFFF} / F F F E$ for the $\mathrm{CY} 7 \mathrm{C} 028 \mathrm{~V} / 038 \mathrm{~V}$
    44. If $B U S Y_{L}=L$, then no change.
    45. If $B U S Y_{R}=L$, then no change.

